

CS 856: Programmable Networks

Lecture 3: Programmable Switch Architectures

Mina Tahmasbi Arashloo Winter 2024

Logistics

- Reviews are due Monday, Jan 29, at 5pm.
- Project proposal is due **Jan 31**.
- Extra instructions for M1 and M2 chips in the assignment repo.

Recap: Making the data-plane "more programmable"

- OpenFlow started as a simple abstraction of the data plane
 - One big look-up table, matching on 12 fields, a handful of actions.
- It quickly grew larger
 - There was a need more fields, multiple tables, ...
- Why not open the interface even more?



Controller to switch

- Runtime communication
 - add/remove/modify table entries
 - send packet
 - request traffic statistics



Controller to switch

• Headers and Parsing

- Header X and Y look like this
- To parse header X, look at the bytes B1 to B2 in the packet...

• Table Configuration

- Table T1 should use X for match and A1 or A2 for actions.
- Table T2 should use ...

• Runtime communication

- add/remove/modify table entries
- \circ send packet
- request traffic statistics

Not restricted to certain protocols \rightarrow Protocol-Independent



Controller to switch

- Headers and Parsing
- Header X and Y look like this
 - To parse header X, look at the bytes B1 to B2 in the packet...
- Table Configuration
 - Table T1 should use X for match and A1 or A2 for actions.
 - Table T2 should use ...

Runtime communication

- add/remove/modify table entries
- \circ send packet
- request traffic statistics

Not restricted to certain protocols \rightarrow Protocol-Independent

Controller

Much more flexibility in specifying packet processing



Controller to switch

- Headers and Parsing
- Header X and Y look like this
 - To parse header X, look at the bytes B1 to B2 in the packet...
- Table Configuration
 - Table T1 should use X for match and A1 or A2 for actions.
 - Table T2 should use ...
- Runtime communication
 - add/remove/modify table entries
 - send packet
 - request traffic statistics

• Switch data planes need to process packets very fast



• Switch data planes need to process packets very fast



• There is a trade-off between programmability and performance









- **Traditionally:** switching chips were ASICs
 - customized for packet processing, e.g., packet parsing, forwarding tables, etc.
- The "programmability" trend:
 - **Q1:** Is it possible to have a high-speed reconfigurable switch data plane?
 - **Q2:** How much reconfigurability can we add to the switch data plane and still be able to perform high-speed packet processing?















What should a "programmable" switch look like?

- We can't make everything programmable
 - the programmability-performance trade-off
- How do we decide what should be fixed and what programmable?
 - Which parts are subject to more innovation?
 - The logic of which part do we want to change more frequently?
 - Where can we afford to pay the overhead of programmability?

PISA: Protocol-Independent Switch Architecture

- First academic proposal → Reconfigurable Match Tables (RMT)
- Later evolved and renamed PISA



- Takes bits from a packet and outputs a *Packet Header Vector (PHV)*
- PHV: the collection of all the header fields that are
 - \circ parsed from the packet
 - can be used later in the match-action tables



... 02 af 34 ce 12 04 aa 00 bb 13 ce d2 b3 56 98 56 ----- Parser

- Takes bits from a packet and outputs a *Packet Header Vector (PHV)*
- PHV: the collection of all the header fields that are
 - parsed from the packet
 - \circ can be used later in the match-action tables







Memory Computation/Logic

TCAM can be used to implement a match-action table

The parser is "programmed" by changing the contents of the TCAM and the RAM



Memory Computation/Logic





The TCAM matches on

- the state
- first N bits in header data.





• Headers:

header H1 { bit<4> A; bit<1> B; } header H2 { bit<2> C;

• If B = 1, we parse H2.











PISA: Protocol-Independent Switch Architecture

- First academic proposal → Reconfigurable Match Tables (RMT)
- Later evolved and renamed PISA



Ingress Processing







What happens inside a stage?



What happens inside a stage?

The following fours slides are adapted from Changhoon Kim's guest lecture at the "CSE 561: Computer Communication and Networks, Winter 2021" course at University of Washington



A Match-Action Unit:

Match: SRAM or TCAM for lookup tables

Action: ALUs for standard boolean and arithmetic operations, header modification operations, hashing operations, etc.

A stage is a collection of match-action units.







Ingress Processing



PISA: Protocol-Independent Switch Architecture



Is PISA practical?

- The RMT paper developed a prototype and evaluated the overheads.
- Barefoot's Tofino switch was the first commercial switching chip with this architecture
 - With multiple "pipes" rather than just one.

PISA - Pros and Cons

- PISA has many advantages
 - It maintains some of the structure of high-speed switching chips
 - The architecture is amenable to high-speed implementation
 - It does a great job of identifying the kind of programmability that is needed in the networking domain (at least in the switch)
 - It was the first practical solution to providing meaningful programmability while maintaining high speed.
 - Paved the way for work on other programmable architectures

PISA - Pros and Cons

- But, it is not without disadvantages
- Resources can't be shared across stages
- The computational model is quite constrained
 - Feed forward pipeline: can't go back to previous stages
 - For each packet, you can only access the memory in each stage a limited number of times
 - The kinds of computations that the ALUs can do is also limited
- If what you want to do fits within the constraints, it runs at line rate
- If not, it doesn't run at all

Other proposed architectures: dRMT

- dRMT = disaggregated RMT
 - Separate the compute and memory resources
 - schedule how packets should share their access to each resource.
- Offers advantages over RMT
 - Can use resources more flexibly and efficiently.
 - Possible to implement more complex logic but at lower performance
 - i.e., performance degradation as opposed to performance cliffs
- But, uses more area and is harder to scale.

Other proposed architectures: dRMT



Other proposed architectures: Trio by Juniper Networks

- An interconnected collection of strong packet forwarding engines
 - \circ as opposed to a pipeline.
- Shares similarities with dRMT but takes it further in terms of the flexibility at the architecture level



Other proposed architectures: Trio by Juniper Networks



Paper 1: Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN

- Proposes the RMT architecture, which later evolves into PISA
- Published in 2013
- P4 was published in 2014 as an abstraction for programming these kinds of chips
- Shows that building such a programmable data plane is actually feasible.

Paper 2: Compiling packet programs to reconfigurable switches

- Published in 2015
- Describes how to compile P4-like programs to RMT-like switch data planes
- RMT, P4, and this paper collectively offered an end-to-end solution for programming the data plane.
 - \circ RMT \rightarrow the underlying hardware
 - \circ P4 \rightarrow the abstraction
 - $\circ \quad \text{This paper} \to \text{the compiler}$

Additional Resources

- dRMT (SIGCOMM 2017)
- Trio (SIGCOMM 2022)
- FlexCore (NSDI 2022)
 - Can we (partially) reconfigure the switch data plane without disrupting traffic?
- Menshen (NSDI 2022)
 - Isolation mechanisms for high-speed packet-processing pipelines